

# 1 The VeloPix ASIC test results

---

2 **Edgar Lemos Cid<sup>1</sup>, Pablo Vazquez Regueiro on behalf of the LHCb Collaboration**

3 *Universidade de Santiago de Compostela*

4 *Dpto de Fisica de Particulas, Facultade de Fisica, Calle Xosé María Suárez Núñez, s/n. Campus*

5 *Vida, C.P.: 15782, Santiago de Compostela, A Coruña, Spain*

6 *E-mail: edgar.lemos@usc.es*

7 LHCb is a dedicated experiment searching for new physics by studying CP violation and rare  
8 decays of b and c quarks. The LHCb silicon vertex detector (VELO) is a crucial component of  
9 the experiment. The detector provides precision space points close to the interaction point and  
10 thus used to reconstruct b decay vertices, in both the trigger and offline track reconstruction as  
11 well as being an important part of the tracking system. In order to match the upgraded LHCb  
12 readout system, which aims at a trigger-free read-out of the entire detector at the bunch-crossing  
13 rate of 40 MHz, all silicon modules and electronics must be replaced. The upgraded VELO will  
14 be a hybrid pixel detector (55x55 um pitch), read out by the VeloPix ASIC derived from the  
15 Timepix3. The sensors and ASICs will approach the interaction point to within 5.1 mm and be  
16 exposed to a radiation dose of up to 370 Mrad. The hottest ASICs must sustain pixel hit rates of  
17 more than 900 Mhits/s and produce an output data rate of over 15 Gbit/s, adding up to 2.8 Tbit/s  
18 of data for the whole VELO.

19 This paper will present an overview of the tests performed on the first version of the VeloPix,  
20 issues found and solutions. All digital and analogue functionality has been validated and  
21 conforms to specifications. Low temperature operation was verified and tests with a probecard  
22 were successful. Total Ionising Dose irradiations have been carried out with irradiation up to  
23 400 Mrad which resulted in no change in digital power consumption and no drift in analogue  
24 parameters. Two test beams have been carried out. One to cross-check the synchronization, high  
25 rate capabilities and tracking performance using 5 VeloPix planes in a telescope at rates up to  
26 300 Mtracks/s. Another one for time-walk studies using the Timepix3 telescope. Jitter on the  
27 clock that is used for the 4.8 Gbits/s serialiser generates erroneous packets, which can be  
28 reduced by adding decoupling outside of the chip and tuning the internal clock phase. Four  
29 sessions of Single Event Effects testing have been carried out in the Heavy ion facility in  
30 Louvain-la-Neuve. We found unexpected Single Event Latch-up (SEL), large cross section for  
31 the reset circuit and some small design flaws. To solve/mitigate SEE and jitter issues a second  
32 version of the VeloPix will be submitted. This poster will describe the architecture of the  
33 VeloPix chip, the test results and design changes that have been implemented.

34 *The 26th International Workshop on Vertex Detectors – Vertex 2017*

35 *10-15 September, 2017*

36 *Las Caldas, Asturias, Spain*

---

1 <sup>1</sup>Speaker


## 37 **1. Introduction**

38 VeloPix is the main part of the new VELO detector. This new detector will have 624  
39 application-specific integrated circuits (VeloPix ASICs) connected to 208 silicon sensors in 26  
40 detector planes, having 41 Mpixels in total and producing a peak data rate of 2.8 Tbit/s. The  
41 VeloPix design and development have been explained in [1-2].

42 This paper presents the main test performed for the VeloPix during a long campaign in the  
43 end of 2016 and in the year 2017. Moreover, the problems of the VeloPix one have been  
44 analyzed and solved. New VeloPix two has been sent to production with this improvements and  
45 now it is been tested.

## 46 **2. Measurement system**


47 Most of the measurement tests have been carried out with the Speedy Pixel Detector  
48 Readout (SPIDR)-readout system, figure 1. This system uses a vc707 evaluation board which  
49 firmware has been development in Nikhef for the Medipix and Timepix family. Moreover, it  
50 uses a comercial 4 port SFP board and a custom VeloPix carried board designed and mounted in  
51 the University of Santiago de Compostela. This system is capable of operate and power a single  
52 VeloPix. It could readout the VeloPix at full speed of 20.48 Gbps with the four Velopix GWT  
53 links active.



54 **Figure 1:** VeloPix readout system.

## 55 **3. Analog and digital functionality test**


56 First of all, we had power up the velopix and checked that the power consumption  
57 corresponds with the design value. Then, we got and set the diferent registers of the VeloPix.  
58 After that, we scanned all the DAC and we carried out a thershold scan and a noise scan [3]. So,  
59 all the digital and analoge funtionallity has been validated. Moreover, we have validated the  
60 chip at low temperature (-40 °C) and we carried out the first test in the wafer probe card; now, it  
61 is used for the Velopix two testing, figure 2.



62 **Figure 2:** Climatic chamber and wafer probe card.

#### 63 4. High Speed Test

64 One of the main challenges and improvements of the VeloPix from the Timepix 3 is the  
 65 habity of reading up to 900 Mhits/s. This has been implemented using a GWT serializer [4].  
 66 During the test campain, we have found out an excesive jitter on this GWT due the too much  
 67 cycle-to-cycle period variation of the internal 320 MHz. This jitter depends on power  
 68 distribution around the chip and if the matrix is on or off, figure 3. The rate can be lowered (to  
 69 almost zero) by tuning an internal clock phase. We have undestood the origin of the probem that  
 70 is the Vcc and GND bouncing and some solutions have been proposed and designed in the  
 71 VeloPix two. We have added extra on-chip decoupling, splitting the internal supply in the ePLL  
 72 and smaller and slower the clock buffers to smaller current peaks, spread in time and small  
 73 penalty in clock skew, hence time-walk.




74 **Figure 3:** High speed eye diagram.

#### 75 5. Total Ionizing Dose test

76 The Total Ionizing Dose tests have been carried with the X-ray machine at Glasgow  
 77 university in december 2016. We have irradiated the VeloPix asic up to 400 Mrad, that is the  
 78 radiation expected at the end of the VeloPix detector. We have not seen changes in digital power


79 consumption and no drift in the analog parameters like the Pixel threshold, noise and global  
 80 DACs. In figure 4, we represent the value of the threshold with different radiation dose.




81 **Figure 4:** Threshold value with different radiation dose.

## 82 6. Beam test

83 To test the VeloPix at the maximum rate possible in the current facilities we carried out a  
 84 test beam campaign in the Fermilab facility. We reached rates up to 300 Mtracks/s using a  
 85 telescope with 5 planes of VeloPix, figure 5. In figure 6, we plot the first hitmap of the test and  
 86 the preliminary residual distribution in the horizontal direction.



87 **Figure 5:** Telescope with 5 VeloPix planes.



88 **Figure 6:** Hitmap (left) and residual distribution in the horizontal direction (right).


## 89 **7. Single Event Effect tests**

90 Four test sessions at HIF in Louvain-Le-Neuve (figure 7) have been carried in the year  
91 2017. The aim of the tests was to determine the cross-section for the single event upsets (bit-  
92 flips) in the different triplicated and not triplicated registers. For that propose, we shoot the chip  
93 with heavy ions of various type and angles. We have found some issues that are Single Event  
94 Latch-up (SEL), large cross-section for the SLVS receiver and few small design flaws with the  
95 state machines.


96 The SEL is a (local) short circuit on the power lines due to high n-well and p-substrate  
97 resistance. In our case, the current rise 30 mA per SEL. The recover of the chip is only possible  
98 by power cycling. SEL occurs only in the pixel matrix because it uses a custom high density  
99 library and it avoids the reading back of the data from the internal shift register (read of config  
100 settings). SEL is temperature dependant and not happens bellow -10°C. SEL has been confirmed  
101 by injection of laser light at the Montpellier facility (figure 8). We solve this problem in Velopix  
102 two using new n-well and p-substrate contacts placed closer to p+ and n+ implants of the  
103 CMOS.

104 After covered the matrix to get rigid of SEL (figure 8 left), we observed frequent resets of  
105 the chip. We knew that the distribution and logic of the reset signals are triplicated, but there is  
106 only one receiver line and this happens to have a quite large crosssection that give single event  
107 transients. After confirmed this fault with the laser facility, we decided to triplicate all the SLVS  
108 receivers.


109 Then, we covered the matrix and the SLVS receiver part of the chip (figure 8 right) and we  
110 tested the periphery and the high speed transmission lines. This test shows up that the state  
111 machine of the fifos are not correct and sometimes the output links transmit the same data at  
112 high speed all the time.



113 **Figure 7:** HIF in Louvain-le-Neuve.



114 **Figure 8:** Montpellier laser facility.



115 **Figure 8:** Matrix cover (left) and; SLVS and Matix cover (righth) realized in the University of Santiago de  
 116 Compostela.

## 117 8. Conclusions

118 Large campaign of VeloPix one testing has been carried out over the end of the year 2016  
 119 and in the year 2017. We carefully tested all the design goals of the chip and founded some  
 120 issues that need to be solved. So, the chip has been redesigned with the new improvements. We  
 121 receive the Velopix two in November 2017.

## 122 References

- 123 [1] M. van Beuzekom et al., “Velopix ASIC development for LHCb VELO upgrade”, Nucl. Instrum.  
 124 Meth. A 731 (2013) 92.
- 125 [2] T. Poikela et al, “VeloPix: the pixel ASIC for the LHCb upgrade”, 2015 JINST 10 C01057.
- 126 [3] T. Poikela et al, “The VeloPix ASIC”, 2017 JINST 12 C01070.
- 127 [4] V. Gromov et al., Development of a low power 5.12 GBPS data serializer and wireline transmitter  
 128 circuit for the VeloPix chip, 2015 JINST 10 C01054.